> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Xilinx:Distributed Arithmetic FIR Filter
类型:软IP
简短描述:Distributed Arithmetic FIR Filter
详细描述:The Distributed Arithmetic FIR Filter module is a highly parameterizable, area efficient, high-performance FIR filter. This filter generator can be used to create several highly optimized filter implementations such as FIR, half-band, Hilbert transform, interpolated, polyphase decimator, polyphase interpolator, half-band decimator, and half-band interpolator. The core supports from 2 to 1024 taps, from 2 to 32-bit input data precision, signed or unsigned input data and filter coefficients, coefficient precision from 1 to 32 bits and up to eight channels. It supports interpolation and decimation factors of between 1 and 8 inclusive. The core exploits coefficient symmetry to produce compact implementations.
工艺:0.25um
代工厂:
应用:
特色:

    Xilinx:Direct Digital Synthesizers (DDS)
    Xilinx:Linear Feedback Shift Register (LFSR)
分享到: