> 技术服务
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类
开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:SMIC18LL_VDD33SW_01
类型:硬IP
简短描述:SMIC 0.18um Low Leakage Process
详细描述:

SMIC18LL_VDD33SW_01, a 3.3V switchable power control block also called 3.3V power bypass control
block, is developed by VeriSilicon and has been optimized for Semiconductor Manufacturing
International Corporation (SMIC) 0.18μm low leakage 1.8/3.3V Logic 1P4M Salicide process. This block
includes a 3.3V input and a 3.3V output with one bypass enable control pin (1.8V signal, high true). It can
provide a maximum 100mA output driving current.


工艺:0.18um
代工厂:SMIC
应用:
特色:

Process: SMIC 0.18um low leakage 1.8V/3.3V 1P4M logic process
Input voltage: 3.0v~3.6v
Output voltage: VIN-0.15~VIN when the supply voltage VIN is between 3.0V~3.6V
Maximum output current: 100mA
IO type: two inline bonding pads, one for 3.3V input and the other for 3.3V output
Cell area: 184um *253um
Operating temperature: -40°C~+25°C~+125°C
Robust ESD performance: HBM-2KV and MM-200V
Other: Easy interface with VeriSilicon SMIC 0.18um process standard I/O libraries


    Verisilicon:SMIC18LL_ROSC_01
    Verisilicon:SMIC18LL_VDT_01
分享到: